

Dual N-Channel Enhancement Mode MOSFET

1. Product Information

1.1 Features

- ☒ Surface-mounted package
- ☒ Advanced trench cell design



1.2 Applications

- ☒ LCD TV appliances
- ☒ LCDM appliances
- ☒ High power inverter system

1.3 Quick reference

- ☒ $BV \geq 60\text{ V}$
- ☒ $P_{tot} \leq 2\text{ W}$
- ☒ $I_D \leq 8\text{ A}$
- ☒ $R_{DS(ON)} \leq 32\text{ m}\Omega @ V_{GS} = 10\text{ V}$
- $R_{DS(ON)} \leq 38\text{ m}\Omega @ V_{GS} = 4.5\text{ V}$

2. Pin Description

Pin	Description	Simplified Outline	Symbol
1	Source(S1)	 Top View SOP- 8L	
2	Gate(G1)		
3	Source(S2)		
4	Gate(G2)		
5,6	Drain(D2)		
7,8	Drain(D1)		

3. Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	Drain-Source Voltage	$T_A = 25\text{ }^{\circ}\text{C}$	-	60	V
V_{GS}	Gate-Source Voltage	$T_A = 25\text{ }^{\circ}\text{C}$	-	± 20	V
I_D^*	Drain Current	$T_A = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	8	A
		$T_A = 100\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	3.9	A
I_{DM}^{***}	Pulsed Drain Current	$T_A = 25\text{ }^{\circ}\text{C}, V_{GS} = 10\text{ V}$	-	24.8	A
P_{tot}	Total Power Dissipation	$T_A = 25\text{ }^{\circ}\text{C}$	-	2	W
T_{stg}	Storage Temperature		- 55	150	$^{\circ}\text{C}$
T_J	Junction Temperature		- 55	150	$^{\circ}\text{C}$
I_S	Diode Forward Current	$T_A = 25\text{ }^{\circ}\text{C}$	-	8	A
$R_{\theta JA}^*$	Thermal Resistance- Junction to Ambient		-	56	$^{\circ}\text{C} / \text{W}$

Notes :

* Surface Mounted on 1 in² pad area, $t \leq 10\text{ sec}$

** Pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$

4. Marking Information

Product Name	Marking
N4946S	4946 YWWXXX YWW: Date Code

5. Ordering Code

Product Name	Package	Reel Size	Tape width	Quantity	Note
N4946S	SOP-8L			3000	

6. Electrical Characteristics ($T_A=25\text{ }^{\circ}\text{C}$ Unless Otherwise Noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _{DS} = 250 μA	60	-	-	V
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _{DS} = 250 μA	1.0	-	2.0	V
I _{DSS}	Drain Leakage Current	V _{DS} = 48 V, V _{GS} = 0 V	-	-	1	μA
		T _J = 85 °C	-	-	30	μA
I _{GSS}	Gate Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V	-	-	± 100	nA
R _{DS(ON)} ^a	On-State Resistance	V _{GS} = 10 V, I _{DS} = 6 A	-	27	32	mΩ
		V _{GS} = 4.5 V, I _{DS} = 3 A	-	34	38	
Diode Characteristics						
V _{SD} ^a	Diode Forward Voltage	I _{SD} = 6 A , V _{GS} = 0V	-	-	1.3	V
t _{rr}	Reverse Recovery Time	I _{SD} = 6 A , dI _{SD} /dt = 100 A/μs	-	12.2	-	ns
Q _{rr}	Reverse Recovery Charge		-	2.2	-	nC
Dynamic Characteristics ^b						
C _{iss}	Input Capacitance	V _{GS} = 0 V, V _{DS} = 15 V Frequency = 1 MHz	-	1051	-	pF
C _{oss}	Output Capacitance		-	42	-	
C _{rss}	Reverse Transfer Capacitance		-	35	-	
t _{d(on)}	Turn-on Delay Time	V _{DS} = 30 V, V _{GEN} = 10 V, R _G = 4.5 Ω, R _L = 5 Ω, I _{DS} = 6 A	-	7.4	-	ns
t _r	Turn-on Rise Time		-	26	-	
t _{d(off)}	Turn-off Delay Time		-	17.6	-	
t _f	Turn-off Fall Time		-	28	-	
Gate Charge Characteristics ^b						
Q _g	Total Gate Charge	V _{GS} = 10 V, V _{DS} = 30 V, I _{DS} = 6 A	-	19.5	-	nC
Q _{gs}	Gate-Source Charge		-	5.4	-	
Q _{gd}	Gate-Drain Charge		-	2.6	-	


Notes :

a : Pulse test ; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$


b : Guaranteed by design, not subject to production testing

7. Typical Characteristics


Power Capability




Current Capability







Operating







Transient Thermal Impedance



7. Typical Characteristics (cont.)




7. Typical Characteristics (cont.)



8. Package Dimensions

SOP- 8L



Symbol	Dimensions In Millimeters	
	MIN.	MAX.
A	1.35	1.75
A1	0.00	0.25
A2	1.15	1.50
D	4.80	5.00
E	5.80	6.20
E1	3.80	4.00
c	0.19	0.27
b	0.33	0.53
e	1.27 BSC	
L	0.40	1.27

Notes :

1. Jedec outline : MS-012AA
2. Dimensions " D " does not include mold flash, protrusions and gate burrs shall not exceed .15 mm (.006 in) per side .
3. Dimensions " E1 " does not include inter-lead flash, or protrusions. Inter-lead flash and protrusions shall not exceed .25 mm (.010 in) per side.

NOTICE

JSHD reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to any product herein. JSHD does not assume any liability arising out of the application or use of any product described herein.