


TO-220-3L Plastic-Encapsulate MOSFETS

100V N-Channel Power SGT MOSFET

FEATURE



- Advanced Trench Technology
- Excellent Switching Characteristics
- Extended Safe Operating Area
- Ultra Low Gate Charge: $Q_g=82\text{nC}$ (Typ.)
- $V_{DS}=100\text{V}$, $I_D=130\text{A}$
- $R_{ds(on)}:4.4\text{m}\Omega$ (Typ.) @ $V_G=10\text{V}$
- 100% Avalanche Tested

MARKING



P5R2SN10 Device code.
Solid dot = Green molding compound device,
if none, the normal device.
XXXX = Code.

TO-220-3L



1. Gate (G)
2. Drain (D)
3. Source (S)

Absolute Maximum Ratings (@ $T_C = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V_{DS}	100	V
Gate-to-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ⁽¹⁾	I_D	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	
Pulsed Drain Current ⁽²⁾	I_{DM}	572	A
Avalanche Energy ⁽³⁾	E_{AS}	590	mJ
Power Dissipation ⁽⁴⁾	P_D	$T_C = 25^\circ\text{C}$	W
		$T_C = 100^\circ\text{C}$	
Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal Performance

Parameter	Symbol	Typ.	Max.	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	45	55	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	0.40	0.8	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS (T_a=25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
STATIC PARAMETERS						
Drain-Source Breakdown Voltage	V _{(BR)DSS}	I _D = 250μA, V _{GS} = 0V	100			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 80V, V _{GS} = 0V T _J = 55°C			1.0 5.0	μA
Gate-Body Leakage Current	I _{GSS}	V _{DS} = 0V, V _{GS} = ±20V			±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250μA	2.0	3.3	4.5	V
Static Drain-Source ON-Resistance	R _{DS(on)}	V _{GS} = 10V, I _D = 65A V _{GS} = 10V, I _D = 30A		4.4 5.2	5.2 7.0	mΩ
Forward Transconductance	g _{FS}	V _{DS} = 5V, I _D = 20A		44		S
Diode Forward Voltage	V _{SD}	I _S = 1A, V _{GS} = 0V		0.66	1.0	V
Diode Continuous Current	I _S	T _C = 25°C			143	A

DYNAMIC PARAMETERS ⁽⁵⁾

Input Capacitance	C _{iss}	V _{GS} = 0V, V _{DS} = 50V, f = 1MHz		4335		pF
Output Capacitance	C _{oss}			678		pF
Reverse Transfer Capacitance	C _{rss}			20.9		pF
Gate Resistance	R _g	V _{GS} = 0V, V _{DS} = 0V, f = 1MHz		2.0		Ω

SWITCHING PARAMETERS ⁽⁵⁾

Total Gate Charge (@ V _{GS} = 10V)	Q _g	V _{GS} = 0 to 10V V _{DS} = 50V, I _D = 20A		82		nC
Total Gate Charge (@ V _{GS} = 6.0V)	Q _g			41		nC
Gate Source Charge	Q _{gs}			23		nC
Gate Drain Charge	Q _{gd}			13.9		nC
Turn-On DelayTime	t _{D(on)}	V _{GS} = 10V, V _{DS} = 50V R _L = 2.5Ω, R _{GEN} = 3Ω		16.7		ns
Turn-On Rise Time	t _r			21		ns
Turn-Off DelayTime	t _{D(off)}			37		ns
Turn-Off Fall Time	t _f			15.6		ns
Body Diode Reverse Recovery Time	t _{rr}	I _F = 65A, dI _F /dt = 100A/μs		57		ns
Body Diode Reverse Recovery Charge	Q _{rr}	I _F = 65A, dI _F /dt = 100A/μs		110		nC

Notes:

1. Computed continuous current assumes the condition of T_{J_Max} while the actual continuous current depends on the thermal & electro-mechanical application board design.
2. This single-pulse measurement was taken under T_{J_Max} = 150°C.
3. E_{AS} of 590 mJ is based on starting T_J = 25°C, L = 3.0mH, I_{AS} = 20A, V_{GS} = 10V, V_{DD} = 50V; 100% test at L = 0.1mH, I_{AS} = 48A.
4. The power dissipation P_D is based on T_{J_Max} = 150°C.
5. This value is guaranteed by design hence it is not included in the production test.




Figure 1: Saturation Characteristics




Figure 2: Transfer Characteristics




Figure 3: $R_{DS(ON)}$ vs. Drain Current




Figure 4: $R_{DS(ON)}$ vs. Junction Temperature




Figure 5: $V_{GS(th)}$ vs. Junction Temperature




Figure 6: $V_{BR(DSS)}$ vs. Junction Temperature




Figure 7: Body-Diode Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Current De-rating




Figure 10: Power De-rating




Figure 11: Maximum Safe Operating Area




Figure 12: Single Pulse Power Rating, Junction-to-Case






Figure 13: Normalized Maximum Transient Thermal Impedance


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



TO-220-3L Package Outline Dimensions

